
									REVIS	IONS										
LTR						DESCR	RIPTIO	N					DATE (YR-MO-DA)			DA)	APPROVED			
Α	Corre	ect prop	agation	n delay	minim	ium lim	it in tat	ole I ja	ak				00-08-22			Monica L. Poelking				
В	Make change to footnote 9/ in table I. Add vendor CAGE F88 outline X. Add device type 02. Add table III, delta limits. Cha 3 on figure 4. Update drawing to MIL-PRF-38535 requirement changes throughout jak					ange F	PRR in	note		03-0	04-09		Thoi	mas M	l. Hess					
REV																				
SHEET																				
REV																				
SHEET																				
REV STATU				RE\	/		В	В	В	В	В	В	В	В		В	В	В	В	В
OF SHEETS	>			SHE	EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A				PRE	PARE Jos		Kerby				ח	EFEN	SF S	IIPPI	Y CE	NTF	s coi	LIME	2115	
MICR	STANDARD MICROCIRCUIT DRAWING		Joseph A. Kerby  CHECKED BY Charles F. Saffle, Jr.				_			COL	UMB	US, C	OHIO scc.dl	4321						
FOR DEP	THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS		APF	PROVE M	ED BY Ionica L	Poell	king		MICROCIRCUIT, DIGITAL, ADVANCED CMOS, DUAL 4-INPUT NAND GATE, TTL COMPATIBLE INPUTS, MONOLITHIC SILICON						L					
AND AGE DEPARTME				DRA	WING	APPR	OVAL   03-15	DATE												
A	MSC N/	A		REV	ISION	LEVEL	В				ZE <b>A</b>		GE CC <b>726</b>			5	962-	0051	13	
										SHE	ET		1	OF	14					

## 1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
  - 1.2 PIN. The PIN is as shown in the following example:



- 1.2.1 <u>RHA designator</u>. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
  - 1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

<u>Device type</u>	Generic number	<u>Circuit function</u>
01	54ACT20	Dual 4-input NAND gate, TTL compatible inputs
02	54ACT20	Dual 4-input NAND gate, TTL compatible inputs

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

<u>Device class</u> <u>Device requirements documentation</u>

M Vendor self-certification to the requirements for MIL-STD-883 compliant,

non-JAN class level B microcircuits in accordance with MIL-PRF-38535,

appendix A

Q or V Certification and qualification to MIL-PRF-38535

1.2.4 <u>Case outline(s)</u>. The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
С	GDIP1-T14 or CDIP2-T14	14	Dual-in-line
X	CDFP3-F14	14	Flat pack

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

## STANDARD MICROCIRCUIT DRAWING

SIZE <b>A</b>		5962-00513
	REVISION LEVEL B	SHEET 2

## 1.3 Absolute maximum ratings. 1/2/3/

Supply voltage range (Vcc)	0.5 V dc to +6.0 V dc
DC input voltage range (V <sub>IN</sub> )	0.5 V dc to $V_{CC}$ + 0.5 V dc
DC output voltage range (V <sub>OUT</sub> )	0.5 V dc to $V_{CC}$ + 0.5 V dc
DC input clamp current ( $I_{IK}$ ) ( $V_{IN} < -0.5 \text{ V or } V_{IN} > V_{CC} + 0.5 \text{ V}$ )	±20 mA
DC output clamp current ( $I_{OK}$ ) ( $V_{OUT} < -0.5 \text{ V}$ or $V_{OUT} > V_{CC} + 0.5 \text{ V}$ )	±50 mA
DC output source or sink current per output pin (I <sub>OUT</sub> )	±50 mA
DC V <sub>CC</sub> or ground current (I <sub>CC</sub> or I <sub>GND</sub> )	±100 mA
Storage temperature range (T <sub>STG</sub> )	65°C to +150°C
Lead temperature (soldering, 10 seconds)	+300°C
Thermal resistance, junction-to-case (θ <sub>JC</sub> )	See MIL-STD-1835
Junction temperature (T <sub>J</sub> )	+150°C
Maximum power dissipation (P <sub>D</sub> )	

## 1.4 Recommended operating conditions. 2/3/

Supply voltage range (V <sub>CC</sub> )+4.5	5 V dc to +5.5 V dc
Input voltage range (V <sub>IN</sub> )+0.0	OV dc to Vcc
Output voltage range (V <sub>OUT</sub> )+0.0	OV dc to Vcc
Minimum high level input voltage (V <sub>IH</sub> )+2.0	) V
Maximum low level input voltage (V <sub>IL</sub> )+0.8	
Maximum high level output current (I <sub>OH</sub> )24.	
Maximum low level output current (I <sub>OL</sub> )+24	.0 mA
Maximum input rise or fall rate $(\Delta t/\Delta V)$	
Case operating temperature range (T <sub>C</sub> )	

## STANDARD MICROCIRCUIT DRAWING

SIZE <b>A</b>		5962-00513
	REVISION LEVEL B	SHEET 3

<sup>1/</sup> Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

<sup>2/</sup> Unless otherwise noted, all voltages are referenced to GND.

The limits for the parameters specified herein shall apply over the fully specified V<sub>CC</sub> range and case temperature range of -55°C to +125°C.

### 2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

### **SPECIFICATION**

## DEPARTMENT OF DEFENSE

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

#### **STANDARDS**

### DEPARTMENT OF DEFENSE

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

#### **HANDBOOKS**

#### DEPARTMENT OF DEFENSE

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DoD adopted are those listed in the issue of the DoDISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DoDISS are the issues of the documents cited in the solicitation.

## ELECTRONIC INDUSTRIES ALLIANCE (EIA)

JEDEC Standard No. 20 - Standard for Description of 54/74ACXXXX and 54/74ACTXXXX Advanced High-Speed CMOS Devices

(Applications for copies should be addressed to the Electronics Industries Alliance, 2500 Wilson Boulevard, Arlington VA 22201-3834.)

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents may also be available in or through libraries or other informational services.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

## 3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.

## STANDARD MICROCIRCUIT DRAWING

SIZE <b>A</b>		5962-00513
	REVISION LEVEL B	SHEET 4

- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
  - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein.
  - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.
  - 3.2.3 Truth table. The truth table shall be as specified on figure 2.
  - 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.
  - 3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 4.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M.</u> For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-PRF-38535, appendix A.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M.</u> Device class M devices covered by this drawing shall be in microcircuit group number 36 (see MIL-PRF-38535, appendix A).

## STANDARD MICROCIRCUIT DRAWING

SIZE <b>A</b>		5962-00513
	REVISION LEVEL B	SHEET 5

		TABLE I. Electrical performance	character	istics.				
Test and MIL-STD-883 test method <u>1</u> /	Symbol	Test conditions $\underline{2}/$ -55°C $\leq$ T <sub>C</sub> $\leq$ +125°C +4.5 V $\leq$ V <sub>CC</sub> $\leq$ +5.5 V unless otherwise specified	Device type <u>3</u> / and device class	Vcc	Group A subgroups	Limi	its <u>4</u> /	Unit
Positive input clamp voltage 3022	V <sub>IC+</sub>	For input under test, I <sub>IN</sub> = 1.0 mA	All V	0.0 V	1	0.4	1.5	V
Negative input clamp voltage 3022	V <sub>IC</sub> -	For input under test, I <sub>IN</sub> = -1.0 mA	All V	Open	1	-0.4	-1.5	V
High level output voltage 3006	V <sub>OH</sub>	$V_{IN} = V_{IH} \text{ or } V_{IL},$ $V_{IH} = 2.0 \text{ V and } V_{IL} = 0.8 \text{ V}$	All All	4.5 V	1, 2, 3	4.4		V
3000		ΙοΗ = -50 μΑ	02 All	5.5V		5.4		
		$V_{IN} = V_{IH}$ or $V_{IL}$ , $V_{IH} = 2.0 \text{ V}$ and $V_{IL} = 0.8 \text{ V}$	All	4.5 V	1	3.94	<u> </u>	
		$V_{IH} = 2.0 \text{ V and } V_{IL} = 0.8 \text{ V}$ $I_{OH} = -24 \text{ mA}$	All 02	5.5 V	2, 3	3.7	<u> </u>	
		10H = -27 IIIA	All	5.5 v	2, 3	4.86 4.7	<del> </del>	-
		$V_{IN} = V_{IH}$ or $V_{IL}$ ,	All	5.5 V	2, 3	3.85	-	- 1
		$V_{IH} = 2.0 \text{ V and } V_{IL} = 0.8 \text{ V}$ $I_{OH} = -50 \text{ mA}  \underline{5}/$	All	J.5 V	2, 0	3.03		
Low level output voltage	V <sub>OL</sub>	$V_{IN} = V_{IH}$ or $V_{IL}$ , $V_{IH} = 2.0$ V and $V_{IL} = 0.8$ V	All All	4.5 V	1, 2, 3		0.1	V
3007		I <sub>OL</sub> = 50 μA	02 All	5.5 V	1, 2, 3		0.1	]
		$V_{IN} = V_{IH} \text{ or } V_{IL},$	All	4.5 V	1	<u> </u>	0.36	
		$V_{IH} = 2.0 \text{ V}$ and $V_{IL} = 0.8 \text{ V}$	All		2, 3	<u> </u>	0.5	_
		$I_{OL} = 24 \text{ mA}$	02	5.5 V	1	<del>                                     </del>	0.36	_
		N NN	All	V	2, 3	<del>                                     </del>	0.5	4
		$\begin{array}{c} V_{IN} = V_{IH} \text{ or } V_{IL}, \\ V_{IH} = 2.0 \text{ V and } V_{IL} = 0.8 \text{ V} \\ I_{OL} = 50 \text{ mA}  \underline{5}/ \end{array}$	All All	5.5 V	2, 3		1.65	
Input leakage	I <sub>IH</sub>	For input under test, V <sub>IN</sub> = 5.5 V	All	5.5 V	1		+0.1	μΑ
current high 3010		For all other inputs $V_{IN} = V_{CC}$ or GND	All		2, 3		+1.0	
Input leakage	I <sub>IL</sub>	For input under test, V <sub>IN</sub> = 0.0 V	All	5.5 V	1		-0.1	μΑ
current low 3009		For all other inputs $V_{IN} = V_{CC}$ or GND	All		2, 3		-1.0	
Quiescent supply	$\Delta I_{CC}$	For input under test,	01	4.5 V	1	l <u></u>	648.0	μΑ
current delta,		$V_{IN} = V_{CC} - 2.1 \text{ V}$	All	and 5.5.V	2, 3		810.0	1 '
TTL input levels	<u>6</u> /	For all other inputs,	02	5.5 V 5.5 V				<del>   </del>
3005		$V_{IN} = V_{CC}$ or GND	All	0.0 v	1, 2, 3		1.6	mA
Quiescent supply	Icc	For all inputs, V <sub>IN</sub> = V <sub>CC</sub> or GND	All	5.5 V	1		4.0	μА
current 3005		I <sub>OUT</sub> = 0.0 V	All		2, 3		80.0	
Input capacitance 3012	C <sub>IN</sub>	See 4.4.1c T <sub>C</sub> = +25°C	AII AII	GND	4		10.0	pF

See footnotes at end of table.

STANDARD	SIZE		
MICROCIRCUIT DRAWING	Α		5962-00513
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 6

TABLE I. <u>Electrical performance characteristics</u> – Continued.								
Test and MIL-STD-883 test method 1/	Symbol	Test conditions $\underline{2}/$ -55°C $\leq$ T <sub>C</sub> $\leq$ +125°C +4.5 V $\leq$ V <sub>CC</sub> $\leq$ +5.5 V	Device type <u>3</u> / and	V <sub>CC</sub>	Group A subgroups	Limits	s <u>4</u> /	Unit
		Unless otherwise specified	device class			Min	Max	
Power dissipation capacitance	C <sub>PD</sub> <u>7</u> /	See 4.4.1c $T_C = +25^{\circ}C$ , $f = 1$ MHz	AII AII	5.0 V	4		48.0	pF
Functional tests	0/	See 4.4.1b	All	4.5 V	7, 8	L	Н	
3014	<u>8</u> /	$ \begin{aligned} &V_{\text{IN}} = V_{\text{IH}} \text{ or } V_{\text{IL}}, \\ &V_{\text{IH}} = 2.0 \text{ V and } V_{\text{IL}} = 0.8 \text{ V} \\ &Verify \text{ output } V_{\text{OUT}} \end{aligned} $	All	5.5 V	7, 8	L	Н	
Propagation delay time, mA, mB, mC, or mD to mY 3003	t <sub>PHL</sub> , t <sub>PLH</sub>	$C_L = 50 \text{ pF}$ $R_L = 500\Omega$ See figure 4	AII AII	4.5 V	9, 10, 11	1.0	13.5	ns
	<u> </u>							

- <u>1</u>/ For tests not listed in the referenced MIL-STD-883 (e.g. ΔI<sub>CC</sub>), utilize the general test procedure of 883 under the conditions listed herein.
- 2/ Each input/output, as applicable, shall be tested at the specified temperature, for the specified limits, to the tests in table I herein. Output terminals not designated shall be high-level logic, low-level logic, or open, except for all I<sub>CC</sub> and ΔI<sub>CC</sub> tests, where the output terminals shall be open. When performing the I<sub>CC</sub> and ΔI<sub>CC</sub> tests, the current meter shall be placed in the circuit such that all current flows through the meter.
- 3/ The word "All" in the device type and device class column, means limits for all device types and classes.
- 4/ For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow, respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein.
- 5/ Test one output at a time for a 1 second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation. Test verifies a minimum 75Ω transmission-line-drive capability.
- 6/ This test may be performed either one input at a time (preferred method) or with all input pins simultaneously at  $V_{IN} = V_{CC}$  2.1 V (alternate method). Classes Q and V shall use the preferred method. When the test is performed using the alternate test method, the maximum limit is equal to the number of inputs at a high TTL input level times  $\Delta I_{CC}$  max., and the preferred method and limits are guaranteed.
- Power dissipation capacitance (C<sub>PD</sub>) determines both the power consumption (P<sub>D</sub>) and current consumption (I<sub>S</sub>). Where:
  P<sub>D</sub> = (C<sub>PD</sub> + C<sub>L</sub>) (V<sub>CC</sub> x V<sub>CC</sub>)f + (I<sub>CC</sub> x V<sub>CC</sub>) + (n x d x ΔI<sub>CC</sub> x V<sub>CC</sub>)
  I<sub>S</sub> = (C<sub>PD</sub> + C<sub>L</sub>) V<sub>CC</sub>f + I<sub>CC</sub> + (n x d x ΔI<sub>CC</sub>)
  f is the frequency of the input signal: n is the number of device inputs at TTL levels: d is the duty cycle of the input signal:
  - f is the frequency of the input signal; n is the number of device inputs at TTL levels; d is the duty cycle of the input signal; and  $C_L$  is the external output load capacitance.
- 8/ Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2 herein. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices. Allowable tolerances per MIL-STD-883 may be incorporated. For outputs, L ≤ 0.8 V, H ≥ 2.0 V.
- 9/ AC limits at  $V_{CC} = 5.5$  V are equal to the limits at  $V_{CC} = 4.5$  V and guaranteed by testing at  $V_{CC} = 4.5$  V. Minimum propagation delay limits for  $V_{CC} = 5.5$  V shall be guaranteed to be no more than 0.5 ns less than those specified at  $V_{CC} = 4.5$  V in table I herein. For propagation delay tests, all paths must be tested.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-00513
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 7

Device types, All		
Case outlines	C, X	
Terminal number	Terminal symbol	
1	1A	
2	1B	
3	NC	
4	1C	
5	1D	
6	1Y	
7	GND	
8	2Y	
9	2A	
10	2B	
11	NC	
12	2C	
13	2D	
14	$V_{CC}$	

NC = No connection

FIGURE 1. Terminal connections.

Inputs			Outputs	
mA	mB	mC	mD	mY
L	Х	Χ	Χ	Н
Х	L	Χ	Χ	Н
Х	Х	L	Χ	Н
Х	Х	Х	L	Н
Н	Н	Н	Н	L

H = High voltage level L = Low voltage level X = Irrelevant

FIGURE 2. Truth table.

#### SIZE **STANDARD** Α 5962-00513 **MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS** REVISION LEVEL SHEET COLUMBUS, OHIO 43216-5000 8






FIGURE 3. Logic diagram.

## STANDARD MICROCIRCUIT DRAWING

SIZE <b>A</b>		5962-00513
	REVISION LEVEL	SHEET 9





### NOTES:

- 1.  $C_L = 50 \text{ pF}$  minimum or equivalent (includes test jig and probe capacitance).
- 2.  $R_T = 50\Omega$ ,  $R_L = 500\Omega$  or equivalent.
- 3. Input signal from pulse generator:  $V_{IN} = 0.0 \text{ V}$  to 3.0 V; PRR  $\leq$  10 MHz;  $t_r = 3.0 \text{ ns}$ ;  $t_r = 3.0 \text{ ns}$ ;
- 4. Timing parameters shall be tested at a minimum input frequency of 1 MHz.
- 5. The outputs are measured one at a time with one transition per measurement.

FIGURE 4. Switching waveforms and test circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-00513
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		B	10

### 4. QUALITY ASSURANCE PROVISIONS

- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.
  - 4.2.1 Additional criteria for device class M.
    - a. Burn-in test, method 1015 of MIL-STD-883.
      - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
      - (2)  $T_A = +125^{\circ}C$ , minimum.
    - b. Interim and final electrical test parameters shall be as specified in table II herein.
  - 4.2.2 Additional criteria for device classes Q and V.
    - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
    - b. Interim and final electrical test parameters shall be as specified in table II herein.
    - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 <u>Qualification inspection for device classes Q and V.</u> Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

STANDARD
MICROCIRCUIT DRAWING

SIZE <b>A</b>		5962-00513
	REVISION LEVEL B	SHEET 11

- 4.4.1 Group A inspection.
  - a. Tests shall be as specified in table II herein.
  - b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 2 herein. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2, herein. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
  - c. C<sub>IN</sub> and C<sub>PD</sub> shall be measured only for initial qualification and after process or design changes which may affect capacitance. C<sub>IN</sub> shall be measured between the designated terminal and GND at a frequency of 1 MHz. C<sub>PD</sub> shall be tested in accordance with the latest revision of JEDEC Standard No. 20 and table I herein. For C<sub>IN</sub> and C<sub>PD</sub>, test all applicable pins on five devices with zero failures.
- 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
  - a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
  - b.  $T_A = +125^{\circ}C$ , minimum.
  - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
  - 4.4.3 <u>Group D inspection</u>. The group D inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
  - a. End-point electrical parameters shall be as specified in table II herein.
  - b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T<sub>A</sub> = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.

STANDARD		
MICROCIRCUIT DRAWING		

SIZE <b>A</b>		5962-00513
	REVISION LEVEL B	SHEET 12

TABLE II. Electrical test requirements.

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgroups (in accordance with MIL-PRF-38535, table III)	
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)			1
Final electrical parameters (see 4.2)	<u>1</u> / 1, 2, 3, 7, 8, 9, 10, 11	<u>1</u> / 1, 2, 3, 7, 8, 9, 10, 11	<u>2</u> / <u>3</u> / 1, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	<u>3</u> / 1, 2, 3, 7,8, 9, 10, 11
Group D end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

TABLE III. Burn-in and operating life test delta parameters (+25°C).

Parameter <u>1</u> /	Symbol	Device type	Delta Limits
Supply current	I <sub>CC</sub>	02	±150 nA
Supply current delta	Δlcc	02	±0.4 mA
Input current low level	I <sub>IL</sub>	02	±20 nA
Input current high level	I <sub>IH</sub>	02	±20 nA
Output voltage low level $(V_{CC} = 5.5 \text{ V}, I_{OL} = 24 \text{ mA})$	V <sub>OL</sub>	02	±0.04 V
Output voltage high level (V <sub>CC</sub> = 5.5 V, I <sub>OH</sub> = -24 mA)	V <sub>OH</sub>	02	±0.20 V

<sup>1/</sup> These parameters shall be recorded before and after the required burn-in and life tests to determine delta limits.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-00513
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		B	13

 <sup>1/</sup> PDA applies to subgroup 1.
 2/ PDA applies to subgroups 1 and 7, and deltas.
 3/ Delta limits as specified in table III shall be required where specified, and the delta limits shall be completed with reference to the zero hour electrical parameters.

- 4.5 Methods of inspection. Methods of inspection shall be specified as follows:
- 4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.
  - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.
  - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
  - 6.1.2 <u>Substitutability</u>. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA , Columbus, Ohio 43216-5000, or telephone (614) 692-0547.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.
  - 6.6 Sources of supply.
- 6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device class M.</u> Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD			
MICROCIRCUIT DRAWING			

SIZE <b>A</b>		5962-00513
	REVISION LEVEL B	SHEET 14

# STANDARD MICROCIRCUIT DRAWING BULLETIN DATE: 03-04-09

Approved sources of supply for SMD 5962-00513 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-0051301QCA	01295	CD54ACT20F3A
5962-0051302QXA	F8859	54ACT20K02Q
5962-0051302QXC	F8859	54ACT20K01Q
5962-0051302VXA	F8859	54ACT20K02V
5962-0051302VXC	F8859	54ACT20K01V

- The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the Vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGEVendor namenumberand address

01295 Texas Instruments Incorporated

Semiconductor Group 8505 Forest Lane P.O. Box 660199 Dallas, TX 75243

Point of contact: U.S. Highway 75 South

P.O. Box 84, M/S 853 Sherman, TX 75090-9493

F8859 ST Microlelectronics

3 rue de Suisse

BP4199

35041 RENNES cedex2 - France

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.